

Schottky Diode



CASE 369AS

FFSD0665B

Silicon Carbide (SiC) Schottky Diodes use a completely new technology that provides superior switching performance and higher reliability compared to Silicon. No reverse recovery current, temperature independent switching characteristics, and excellent thermal performance sets Silicon Carbide as the next generation of power semiconductor. System benefits include highest efficiency, faster operating frequency, increased power density, reduced EMI, and reduced system size and cost.

Features

- Max Junction Temperature 175°C
- Avalanche Rated 24.5 mJ
- High Surge Current Capacity
- Positive Temperature Coefficient
- Ease of Paralleling
- No Reverse Recovery/No Forward Recovery
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- · General Purpose
- SMPS, Solar Inverter, UPS
- Power Switching Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Value	Unit	
Peak Repetitive Reverse Voltage	V_{RRM}	650	٧	
Single Pulse Avalanche Energy ($I_{L(pk)} = 9.9 \text{ A}, L = 0.5 \text{ mH}, V = 50 \text{ N}$	E _{AS}	24.5	mJ	
Continuous Rectified Forward	T _C < 154	lF	6.0	Α
Current	T _C < 135		9.1	
Non-Repetitive Peak Forward Surge Current	$T_C = 25$ °C, $t_P = 10 \mu s$	I _{FM}	493	Α
	$T_{C} = 150^{\circ}C,$ $t_{P} = 10 \ \mu s$		442	
Non-Repetitive Forward Surge Current (Half-Sine Pulse)	$T_C = 25$ °C $t_P = 8.3$ ms	I _{FSM}	28	Α
Power Dissipation	T _C = 25°C	P _{tot}	75	W
	T _C = 150°C		12.5	
Operating Junction and Storage T Range	T _J , T _{stg}	-55 to +175	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

MARKING DIAGRAM



A YWW ZZ Assembly Plant CodeDate Code (Year & Week)

= Lot Code

FFSD0665B = Specific Device Code

FFSD0665B

THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.0	°C/W

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
ON CHARAC	TERISTICS					
V _F	Forward Voltage	I _F = 6.0 A, T _J = 25°C		1.38	1.7	V
		I _F = 6.0 A, T _J = 125°C		1.53	2.0	
		I _F = 6.0 A, T _J = 175°C		1.67	2.4	
I _R	Reverse Current	V _R = 650 V, T _J = 25°C		0.5	40	μΑ
		V _R = 650 V, T _J = 125°C		1.0	80	
		V _R = 650 V, T _J = 175°C		2.0	160	
HARGES, C	APACITANCES & GATE RES	ISTANCE				
Q_{C}	Total Capacitive Charge	V _C = 400 V		16		nC
C _{tot}	7	V _R = 1 V, f = 100 kHz		259		pF
		V _R = 200 V, f = 100 kHz		29		1
		V _R = 400 V, f = 100 kHz		22		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

PART MARKING AND ORDERING INFORMATION

Part Number	Top Mark	Package	Packing Method [†]	Reel Size	Tape Width	Quantity
FFSD0665B	FFSD0665B	DPAK	Tape & Reel	330 mm	16 mm	2500 units

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

FFSD0665B

TYPICAL CHARACTERISTICS




Figure 5. Capacitive Charge vs. Reverse Voltage

Figure 6. Capacitance vs. Reverse Voltage

FFSD0665B

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 7. Capacitance Stored Energy




Figure 8. Junction-to-Case Transient Thermal Response

DPAK3 6.10x6.54x2.29, 4.57P

CASE 369AS **ISSUE B**




- NOTES: UNLESS DTHERWISE SPECIFIED


 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.


 B) ALL DIMENSIONS ARE IN MILLIMETERS.
 C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2018.

 D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
 FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY STUB WITHOUT CENTER LEAD.
 F) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
 G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.



NON-DIDDE PRODUCTS VERSION






	GAUGE P	LANE –				
θ7	<u> </u>					
Ŧ	•		1		A1_	
		(L1	-	SEAT:	ING PLAN	Ε
				AIL A ED -90°) E: 12X		

6.40	5.55	6.50	MIN
1	4.5	2.85	

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code

Α = Assembly Location

= Work Week WW

ZZ = Assembly Lot Code