

Data sheet acquired from Harris Semiconductor SCHS024B – Revised February 2003

CMOS 8-Stage Static Shift Registers

High-Voltage Types (20-Volt Rating) CD4014B:


Synchronous Parallel or Serial Input/Serial Output

CD4021B:

Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

■ CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CON-TROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.

The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).




TERMINAL DIAGRAM CD4014B, CD4021B

CD4014B, CD4021B Types

Features:

- Medium-speed operation . . . 12 MHz (typ.) clock rate at VDD-VSS = 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at Vpp = 5 V
 2 V at Vpp = 10 V
 2.5 V at Vpp = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative
 Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




Applications:

- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register

RECOMMENDED OPERATING CONDITIONS AT $T_A = 25^{\circ}$ C. Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V _{DD}	LIP	UNITS		
	{V}	Min.	Мах.	7 04115	
Supply Voltage Range (T _A = Full Package-Temperature Range)	-	3	18	v	
	5	180			
Clock Pulse Width, tW	10	80	-	ns	
<u> </u>	15	50			
	5	_	3		
Clock Frequency, fCL	10	_	6	MHz	
	15	_	8.5		
Glock Rise and Fall Time.	5	ļ -	15		
t _r CL, t _f CL	10	i –	15	μs	
	15	-	15	<u> </u>	
Set-up Time, t _s :		"			
Serial Input	5	120	-		
(ref. to CL)	10	80	-	ns	
(1011 to OL)	15	60			
Parallel Inputs	5	80	-		
CD4014B	10	50	_	ns	
(ref. to CL)	15	40	_		
Parallel Inputs	5	50			
CD4021B	10	30	_	ns	
(ref. to P/S)	15	20	_		
Parallel/Serial Control	5	180	_	· ·	
CD4014B	10	80	_	ns	
(ref. to CL)	15	60			
Parallel (Carial Bullet 148-414	5	160	_, .	1	
Parallel/Serial Pulse Width,	10	80	_	ns	
t _W (CD4021B)	15	. 50	_		
Perellal/Carial Community	5	280	_	1	
Parallel/Serial Removal Time,	10	140	_	ns	
t _{REM} (CD4021B)	15	100	_		



TRUTH TABLE — CD4014B

CL SER PARSER PI-T PI-N OT UNTER CON NALL VALUE OF CONTROL VALUE OF

Fig. 1 — Logic diagram for CD40148.




Fig. 2 - Logic diagram for CD40218.

TRUTH TABLE - CD4021B

CL	Serial Input	Parallel/ Serial Control	PI-1	Pl-m	Q ₁ (Internal)	a _n
×	х	1	0	0	0	0
х	×	,	٥	-	0	1
X	Х	1	7	٥	1	0
×	×	1	1	1	1	1
$\overline{}$	0	0	×	x	0	Q _n ·1
$\overline{}$	1		×	X	1	0,1
7	×	0	×	х	Q,	On.
			X = DQ	NT CA	RE CASE	

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	The second secon
Voltages referenced to Visit Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -66°C to +100°C	500mW
For TA = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Take)	65°G to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s m	ax+265°C

Cureut tow tems cumeration - makes	ENT TEMPERATURE (T _A)=88°C	
	5 10 5 DRAIN-TO-SOUNCE VOLTAGE (VDS)-V	9201 243180)

Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 - Minimum output low (sink) current characteristics,

STATIC ELECTRICAL CHARACTERISTICS CHARAC CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C) TERISTIC TO STATIC ELECTRICAL CHARACTERISTICS

	v _o	VIN	ν _{DD}						+25		s
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	
		0,5	5	5	5	150	150	_	0.04	5	П
Quiescent Device		0,10	10	10	10	300	300	_	0.04	10	μА
Current, IDD Max.		0,15	15	20	20	600	600	_	0.04	20	["]
יטטי ווישאי.	_	0,20	20	100	100	3000	3000	-	0.08	100	
Outout Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1,1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0,42	0.36	-0.51	-1		mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	, ,
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
OH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5		0.	_	0	0.05			
Low-Level,		0,10	10		0.	.Ó5	-	0	0.05		
VOL Max.	,	0,15	15		0.	.05	-	. 0	0.05	v	
Output Voltage: High-Level, VOH Min.	-	0,5	5		4.	.95	· 4.95	5	_		
		0,10	10		9.	.95	9.95	10	_		
	-	0,15	15		14.	.95	14.95	15	-		
Input Low	0.5,4.5	-	5	1.5			-	_	1.5		
Voltage	1,9	1	10	3					. 3		
V _{IL} Max.	1.5,13.5	_	15			4		_	_	4	v
										T	1 1

3.5

7

11

±1

0.5,4.5

1,9

1.5,13.5

Input High Voltage,

VIH Min.

Input Current

I_{IN} Max.

5

10

15

18

±0,1

0,18




Fig. 5 — Typical output high (source) current characteristics.




Fig. 6 - Minimum output high (source) current characteristics.

3.5

11

7

±10⁻⁵

±0.1

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input $t_{\rm f},t_{\rm f}$ =20 ns, CL=50 pF, RL=200 K Ω

	CONDITIONS						
CHARACTERISTIC		V _{DD}	Min. Typ.		Max.	UNIT	
Propagation Delay Time,	-	5	_	160	320	1	
tPLH, tPHL		10	_	80	160	ns	
	1	15		60	120		
Transition Time,	1	5	[-	100	200		
tTHL. tTLH	1	10	i –	50	100	nş	
- Increten	<u> </u>	15	<u> </u>	40	80	ļ	
Maximum Clock Input		5	3	6	_		
Frequency, f _{CL}	1	10	6	12	l –	MHz	
	1.	15	8.5	17	-		
Minimum Clock Pulse		. 5	_	90	180		
Width, tw	1	10	-	40	80	пѕ	
	<u> </u>	15	-	25	50		
Clock Rise and Fall Time,		5	_	<u> </u>	15	1	
t _r CL, t _f CL*		10	-	i –	15	211	
		15	_	_	15	`	
Minimum Set-up Time, t _s :		5		60	120		
Serial Input	ŀ	10		40	80	ns	
(ref. to CL)		15	-	30	60	İ	
Parallel Inputs		5		40	80		
CD4014B	i	10	_	25	50	ns	
(ref. to CL)		15	.—	20	40		
Parallel Inputs		5	_	25	50		
CD4021B		10	_	15	30	nş	
(ref. to P/S)		15		10	20		
Parallel/Serial Control		5	_	90	180		
CD4014B		10	-	40	80	ns	
(ref. to CL)	1. 1	15	_	30	60		
Minimum Hold Time, tH:		5	_		0		
Serial in, Parallet In,		10	- 1	- i	0	ns	
Parallel/Serial Control		15	-	_	0		
Minimum P/S Pulse Width,		.5	_	80	160		
twH .		10		40	80	ns	
(CD4021B)		15	-	25	50		
Minimum P/S Removal Time,		5		140	280		
†REM		10	_	70	140	ns	
CD40218 (ref. to CL)		15		50	100		
Average Input Capacitance, C ₁	6	Input		5	7.5	ρF	

^{*} If more than one unit is cascaded t_rCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 7 — Typical transition time as a function of load capacitance.




Fig. 8 - Typical propagation delay time as a function of load capacitance.




Fig. 9 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 - Dynamic power dissipation test circuit.




Fig. 11 — Quiescent device gurrent test circuit.




Fig. 12 - Input voltage test circuit.





Fig. 13 - Input current test circuit.




Dimensions in paramtheses are in millimeters and are derived from the basic inch dimensions as indicated, Grid graduations are in mils (10^{-3} inch).

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated